Achievable current density o f l o w v oltage power MOSFET components has increased signi cantly over the past years. Those devices are mainly used in converters for automotive auxiliary drives or renewable energy. The paper outlines state of the art technology and gives an outlook on further development, taking into account the particular requirements of the aforementioned demanding applications.
Introduction: Applications
Power electronics has become an indispensable part of automotive electric system 1]. It supplies e. g. adjustable speed fans, water or hydraulic pumps increasing use can be expected from the introduction of starter generator and 42V system 2] with related units such as electromagnetic valve c o n trol. Compared to known industrial power electronics in a similar power range of several Kilowatts, the current l e v els in battery supplied automotive systems are high to achieve a compact power section consequently a high current density of the semiconductor devices is mandatory. Operational conditions of converters | frequently tempered by the coolant o f t h e combustion engine | are characterized by a wide temperature range with maximum heatsink temperature reaching some T S = 1 1 0 C. This has an impact on component reliability, which is requested to be extremely high for the time span of cars' life expectancy, t h us leading to particularly demanding reliability criteria 3]. Cars powered by fuel cells show a link to other applications employing low v oltage high current switches | being related to renewable energies: Fuel cell systems gain importance for storage and transportation of electrical energy, especially generated from variable sources such as wind parks 4] . The output voltage of photovoltaic arrays depends on the number of series connected cells system con gurations using a boost converter to transform voltage of solar generator to a higher level | e. g. to generate a mains like A C output with a subsequent i n verter | thus are frequently met. E cient operation of converters in the eld of renewable energy is important, leading to the requirement that the power semiconductor switches should operate with minimum losses 5].
2 State of the Art (1) with R DSon (T Jmax ) being the chips' on state resistance at maximum junction temperature and R thJC the thermal resistance from junction to case. To permit comparison of the di erent values, components with a blocking voltage U DSS = 100V have b e e n c hosen for reference current capability of devices with di erent blocking voltages has been rerated, assuming a dependence of on state resistance from blocking voltage R DSon U 2 6 DSS : (2) To obtain current d e n s i t y as logarithmically scaled on the vertical axis, the sum of switch current capabilities I D80 is divided by the volume V of device package this includes the volume of plastic body itself and | in case the device provides leads for soldering into a printed circuit board | its prolongation over the wide portion of the leads which will determine the distance between plastic body of assembled device and board. Table 1 gives some details about the parts depicted in gure 1: The type designation is assigned to the aforementioned ratings U DSS and I D80 per switch, if applicable including the calculated reference further, circuit and component dimensions are indicated as well as kind of chips and packages. Table 1: technologies and basic ratings and characteristics of isolated high current l o w v oltage  power MOSFET components   modules   type  VMO650-01F  VMM650-01F  VWM350-0075P  MOSFET  planar  large planar  trench  U DSS  100V  100V  75V (ref: 100V)  I D80  650A  500A  275A (ref: 185A)  circuit  single switch  phaseleg  sixpack  package  module  low L p module  low pro le module  dimensions 110 62 30mm 3 110 62 30mm 3  93 40 17mm 3   discrete components   type  FMM150-0075P FMM300-0055P  FMM200-0075P  GWM160-0055P3  MOSFET  trench  trench  trench  trench  U DSS  75V (ref: 100V) At a rst glance, gure 1 illustrates a dramatic increase of current density b y a factor of more than 30 over nine years. The following more detailed observations can be made: Current density of isolated discrete components generally is higher than of modules. This is obvious comparing the group of discretes (FMM, GWM) with the group of modules (VMO, VMM, VWM) in gure 1, in particular also with regard to FMM150 and VWM350, both using the same chip technology and generation. The root cause for this is packaging technology.
The degree of integration | thus current density | could be increased in the course of time within each of those groups. The reason is two-fold:
Progress in MOSFET technology permits to reduce on state resistance R DSon , leading to higher current capability according to equation 1. This becomes visible e. g. in the higher current density of FMM300 compared to FMM200, using the same packaging technology but subsequent c hip generations. An optimization of package design, matched to the particular MOSFET devices, also contributes to this e ect as the di erence between FMM200 and FMM300, both using the same generation of MOSFETs, but FMM200 in a redesigned internal package layout, shows.
The continuous development permits the incorporation of increasingly complex topologies into the same kind of package. This is obvious for the modules, having undergone the development from single switch VMO via phaseleg VMM up to three phase bridge VWM for AC motor drives with the introduction of DCB based ISOPLUS TM packaging technology, the same could be achieved for isolated discrete devices, where the phaselegs FMM will be complemented by a three phase bridge GWM. It should be noted that current density i s l o wer for devices incorporating a more complex topology and using the same chip technology, cf. FMM300 vs. GWM160. The reason is the necessity t o i n tegrate interconnections which are situated outside of the devices with more simple topologies. The fact that those interconnections needn't be realized separately can however be expected to overcompensate this e ect on system level, making the system most compact, using devices with highest degree of integration.
The following sections 3.1 and 3.2 will more in detail deal with MOSFET and in particular packaging technology which h a ve been explained to be the root causes for the development outlined in gure 1. The bottom metallization of the substrate is intended to be pressed to heatsink for thermal coupling. The remaining outer surface of the module package is a kind of plastic frame, being lled with silicon gel and possibly additional epoxy, while discrete packages' body consists of solid, moulded plastic. This is a reason for the di erence in current density b e t ween the groups of modules and discretes noted in section 2 | the single layer of moulding compound typically has a smaller volume than the multiple components of module package, which in addition provides means for screwing down to heatsink, being substituted by external spring clips in case of isolated discretes. Conventionally DCB substrates with a ceramic thickness of 0 63mm have been employed as base for modules, which has been maintained for the isolated discretes. The latest developments in the eld of modules and discretes aim at a reduction of the related thermal resistance R thJC according to equation 1: VWM350 and GWM160 use 0 38mm thick ceramic layers. Their isolation voltage of at least several hundreds of Volts is su cient f o r l o w v oltage components.
Thermal resistance from junction to case R thJC has been shown to be some 30% better, while thermal resistance from case to heatsink R thCS remains unchanged measurements are in good accordance with thermal modelling. The following subsections deal with several aspects of packaging technology which h a ve shown to be of particular importance for the use of high current l o w v oltage power semiconductor components in applications such as mentioned in section 1: Parasitic e ects | in particular mounting resistance as explained in section 3.2.1 and parasitic inductance according to section 3.2.2 | a ect operational behaviour of a circuit increasingly when operating voltage decreases and current l e v el increases. In practice both | which are treated separately for sake of clearness | of course superpose on each other. Additionally, parasitic coupling capacities may be taken into account, which h o wever have been shown to remain relatively low for components with isolation by ceramic substrates 11]. Moreover, section 3.2.3 covers some essential aspects and approaches how p o wer electronics has been and may in future be further enabled for operation under harsh environmental conditions as outlined in section 1 with reference to automotive applications. occurs between L + and L 1 which m a y be signi cantly higher than R DSon I D1 due to the fact that on state resistance of today's trench MOSFETs can be su ciently low in the order of magnitude of few Milliohms to meet R DSon R D1 + R S1 + R L1 for high current devices. Contrary, a considerable portion of losses P V M = ( R D1 + R S1 + R L1 ) I 2 D1 occurs outside the chips, heating up parts of the package to an extent which is di cult to exactly quantify:
Losses in the terminals may be dissipated to heatsink in the same way as losses in the chips in case the leads are directly joint to the substrate. Further, a heat ow m a y occur between the leads and the busbar, board or cable they are externally connected to. Ideally those external connections are designed to remain cool during operation, which i n a D C approach is a question of cross section, heat dissipating surface and ambient temperature this way they would not additionally heat up the device and may e v en contribute to cooling of its leads.
To prevent the terminals from overheating, an additional package current rating | such as maximum I RMS per terminal | may be indicated. Its de nition depends on the kind of terminal a reasonable limit for solder pins would e. g. make sure that temperature of their solder joint to an appropriately designed | i. e. high current | board remains signi cantly below melting point of the solder. While package current limitation I RMS often is above c hip current limitation | cf. equation 1 | in automotive applications with high heatsink temperatures, it may be a more severe constraint in other low v oltage converters such as for renewable energy systems.
Another limiting factor for the device current rating I RMS may be the wire bond connections. Their resistance and thus power losses generated in them depend on length and cross section | thus also on the number of paralleled wires. Temperature results of power losses and ambient conditions: While heat dissipation from the bond wires towards isolating silicon gel or moulding compound is low, heat transfer may occur from the chips to the wire bonds, from the wire bonds to the cooled substrate and from the wire bonds to the terminals or vice versa. While extremely high current levels may cause the wires to fuse, a reasonable current l i m i t I RMS will take i n to account ageing e ects limiting device reliability 12]. As a remedy it has been proposed to replace at least parts of the wire bonds in the main current paths by solid metal clips as known from thyristor devices or to optimize wire bonding as described below for a new high current device.
The current paths in the substrate metallization also contribute to power losses P V M , however typically do not limit device current capability because of the thermal coupling of substrate to heatsink. Contrary to most standard discrete devices, a high number of ve wire bonds can be placed on the source of the chips, leading to a considerable cross section of the wire bond connections in the main current paths. The wires are short with a length in the order of magnitude of 1cm between chip and substrate, where all of them end on a conductor which is thermally coupled to heatsink through the ceramic substrate. This way losses in the wires and wire temperature are minimized. When T 1 turns o , the current will commutate from T 1 to the intrinsic free wheeling diode of
Calculating the loop voltage then leads to
and thus
Considering diD1(t) dt < 0 according to equation 6, this means that the series connection of semiconductor devices T 1 and T 2 has to block a v oltage being higher than of intermediate circuit.
Assuming that the commutation of the current starts when T 1 has taken over blocking voltage and the free wheeling diode of T 2 starts conduction | leading to u 2 (t) 0 | an overvoltage peak at the device turning o occurs according to:
This overvoltage peak is dependant on the sum L P = L D1 + L S1 + L D2 + L S2 of all inductances between plus L + and minus L ; of constant v oltage intermediate circuit.
It can be shown that the same result as above is obtained in case a possible coupling between certain inductances is taken into account, as may occur depending on the geometrical arrangement. The described approach can of course also be applied for the inverse commutation from the diode of T 2 to the transistor T 1 and for the opposite direction of load current I L1 .
An example shows why consideration of parasitic inductance may be essential in low v oltage high current converters: It is assumed that in a U Z = 1 2 V system a current o f I L1 = 1 0 0 A is commutated within 50ns parasitic inductance shall be L P = 2 0 nH. T h us equation 9 results in U DS1 = 1 2 V + 2 0 nH 100A 50ns = 5 2 V (10) Rated voltage of the MOSFETs must not be exceeded which means that under the above conditions a device rating of 55V would be just su cient.
For an appropriate design parasitic inductances of the whole circuit | i. e. of the MOSFET device itself and of DC link | should be taken into account. 14] proposes the indication of parasitic inductance as a characteristic value L P for the device. The components this paper deals with exhibit values in the order of magnitude between few Nanohenries and few tens of Nanohenries a dedicated geometry inside the component m a y h e l p t o k eep parasitic inductance low, as has been applied in the construction of VMM module, cf. A second e ect of parts of parasitic inductance should be noted: In case the gate driver uses a portion of source main current path, this will result in an unwanted coupling of gate control and load current. Assuming e. g. that MOSFET T 2 is intended to be turned on by a positive gate voltage between G 2 and L ; , the subsequent diD2 dt > 0 will lead to a reduction of gate voltage by L S2 diD2 dt . This can be avoided by separating current and control paths, thus using auxiliary source terminals | S 2 in the example referencing gure 3 (right).
Again gure 4 shows measures to minimize the aforementioned parasitic e ects by device design dedicated to low v oltage high current applications: Parasitic inductance between DC link terminals L + and L ; is minimized by placing the respective pins and conductors close together. The at geometry of the discrete component further guarantees short current paths with hardly any extension into third dimension. Additionally disturbance of MOSFET control by load current i s avoided providing separate auxiliary source terminals associated to the respective gate terminals as speci ed in the pinout.
Reliability
As mentioned in section 1, reliability requirements for automotive applications are de ned in documents like 3] general test methods and conditions can be found e. g. in 14]. Failure mechanisms related to load cycling have already been mentioned in section 3.2.1. There are several other failure mechanisms caused by temperature cycling:
Conventional, non-isolated discrete components such as TO220 may exhibit chip crack or delamination of solder joint b e t ween silicon chip and copper carrier because of the mismatch b e t ween thermal expansion coe cients of silicon and copper, leading to mechanical stress | see table 2.
For the isolated components based on ceramic substrate, this paper deals with, chip crack is not a typical failure mechanism caused by temperature cycles. Delamination of the solder joint b e t ween chip and substrate will be experienced signi cantly later | i. e. after a higher number of cycles or at higher average temperature and temperature di erence respectively | due to the better match of silicon's and DCB's thermal expansion coe cients . Low temperature joining techniques have been developed 15] which might in future substitute the conventional soldering process, further reducing the probability of the latter failure mechanism to a minimum.
Delamination of a large area solder joint b e t ween DCB and base plate may occur in case of devices with base plate. All devices under question in this paper are based on ceramic substrates without additional base plate, which excludes this failure mechanism and additionally saves space, weight and cost. Further, an interruption of current path is possible, e. g. by m e c hanical destruction of the joint of a terminal to the substrate or of wire bonds. however not being bonded with copper but with aluminium sheets on its top and bottom sides. Table 3 indicates some material properties of copper and aluminium for comparison of the two types of substrates: Electrical resistance R = l A (11) of a conductor with a length of l = 2 5 mm and a cross section of A = 1 0 mm 0 3mm, where 0 3mm is the thickness of the layer, will be R = 200 for DAB aluminium, which i s 6 7
higher than for DCB copper metallization. It depends on the total on state resistance of the device whether this increase is of some signi cance or neglectable. Thermal resistance from junction to case for a chip with an area of 25mm 2 will be some R thJC = 1 K W . A detailed estimation of thermal resistance with the heat owing through the different l a yers, taking into account thermal conductivities of copper and aluminium according to table 3 and assuming heat spreading with an angle of 45 in the metal layers, results in thermal resistance of DAB being some 0 045 K W | t h us less than 5% | higher than of DCB, which i s well within the typical tolerances of thermal joint of devices being assembled on heatsink using heat transfer paste. The reason for this small change is that the portion of thermal resistance in the metal sheets is low compared in particular to the ceramic layer's. Mechanically, a minor weight di erence of some 1g can be expected between a DAB and DCB based FMM device | cf. gure 1 and table 1 | according to m = V (12) where the volume is V = 2 0 3mm 17mm 16mm for the two metal layers of 0 3mm thickness and based on package geometry. While basic electrical, thermal and mechanical properties of DAB thus are very similar to DCB's, an even increased level of reliability in case of high amplitude temperature cycling can be expected from DAB. The reason is that the ceramic is exposed to signi cantly less mechanical stress by the bonded aluminium layers, preventing it from cracking. As an experimental proof, DAB substrates are currently undergoing extensive temperature cycling tests, the results of which are intended to be published in a later paper. Further, components manufactured on DAB base shall provide an increased strength of the joints between wire bonds and substrate metallization, which i n c a s e o f D AB both consist of aluminium. This promises to minimize probability of the last failure mechanism listed in section 3.2.3. The rst DAB based component FMM200 consequently is intended to be a vehicle for extensive reliability testing on component level.
Conclusion
Low v oltage power MOSFET components have rapidly developed, thus signi cantly contributing to e ciency, system integration and reliability o f l o w v oltage high current converters such as battery supplied automotive i n verters or power electronics for renewable energy systems. Characteristics of state of the art components have come closer to ideal switches' this leads to parasitic e ects, previously being neglectable, attracting more attention. Approaches for further optimization which are pursued in the course of current research and development w ork have been described | e. g. aiming at the introduction of a high current three phase bridge for drives, integrated in a single, compact, isolated device, or the use of new materials.
